A simple proof of the necessity of the failure detector $\Sigma$ to implement a register in asynchronous message-passing systems by Bonnet, François & Raynal, Michel
A simple proof of the necessity of the failure detector Σ
to implement a register in asynchronous message-passing
systems
Franc¸ois Bonnet, Michel Raynal
To cite this version:
Franc¸ois Bonnet, Michel Raynal. A simple proof of the necessity of the failure detector Σ to
implement a register in asynchronous message-passing systems. [Research Report] PI 1932,
2009, pp.8. <inria-00392450>
HAL Id: inria-00392450
https://hal.inria.fr/inria-00392450
Submitted on 8 Jun 2009
HAL is a multi-disciplinary open access
archive for the deposit and dissemination of sci-
entific research documents, whether they are pub-
lished or not. The documents may come from
teaching and research institutions in France or
abroad, or from public or private research centers.
L’archive ouverte pluridisciplinaire HAL, est
destine´e au de´poˆt et a` la diffusion de documents
scientifiques de niveau recherche, publie´s ou non,
e´manant des e´tablissements d’enseignement et de
recherche franc¸ais ou e´trangers, des laboratoires
publics ou prive´s.
Publications Internes de l’IRISA
ISSN : en cours
PI 1932 – juin 2009
A simple proof of the necessity of the failure detector Σ
to implement a register in asynchronous message-passing systems
Franc¸ois Bonnet* , Michel Raynal**
francois.bonnet@irisa.fr, raynal@irisa.fr
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1 Introduction
Atomic register Among the objects that allow concurrent processes to exchange information and cooperate to a common goal, the
atomic register is certainly the most fundamental. Such an object (let us denote it REG) provides the processes with two operations
REG .read() andREG .write(v). The read operation provides the invoking process with the value of the object, while the write operation
associates a new value v with the object.
Atomicity [10, 11] means that the read and write operations issued on a register appear as if they have been executed sequentially,
and this “witness sequence” is (1) legal (a read returns the value written by the closest write that precedes it in this sequence) and (2)
respects the real time occurrence order on the operations (if the operation op1 terminates before an operation op2 starts, op1 appears
before op2 in the witness sequence).
Simulating a register in an asynchronous system In an asynchronous message-passing system, the processes communicate by send-
ing and receiving message through channels, and there are assumptions neither on the speed of processes, nor on message transmission
delays.
If the system is reliable, it is easy to build an atomic register on top of an asynchronous message-passing system. This is no longer
the case if processes can crash. Let n be the number of processes that compose the system and t be a model parameter that defines an
upper bound on the number of processes that may crash. Algorithms that build an atomic register object despite asynchrony and up to
t < n/2 process crashes are described in [1, 2].
An important result is also shown in [2], namely, there is no algorithm implementing an atomic register in asynchronous message-
passing systems where t ≥ n/2. The intuition that underlies this impossibility is that, due to asynchrony and the fact that t ≥ n/2, the
system can appear as being partitioned, in such a way that each partition considers that the processes in the other partition have crashed
(while they actually have not).
The failure detector approach to circumvent the “t ≥ n/2” impossibility The failure detector approach [4] has been introduced to
circumvent impossibility results. It consists in enriching each process of an unreliable asynchronous system with an additional device
(sometimes called “oracle”) that provides it with hints on process failures. According to the type and the quality of these hints, several
classes of failure detectors can been defined.
The class of quorum failure detectors, denoted Σ, has been introduced by Delporte-Gallet, Fauconnier and Guerraoui in [5]. It is
shown in [5, 6] that Σ is the weakest class of failure detectors that allows building an atomic register object in asynchronous message
passing systems despite any number of process crashes (i.e., in systems where t = n−1). “Weakest” means that Σ captures the minimal
information on failures that has to be known by the processes in order to implement a register. The definition of Σ is given below. (A
quorum is a set of processes. Quorums have first been introduced by Gifford [9].)
Content of the paper Showing that Σ is the weakest class of failure detectors to build a register amounts to show two things, namely,
that Σ is sufficient and that it is necessary.
On the “sufficiency” part, designing a Σ-based algorithm that builds a register is relatively easy. It consists in replacing the “majority
of non-faulty processes” assumption used in algorithms such as the ones described in [2, 3, 12] by a Σ quorum. From an operational
point of view, this amounts to replace the statement “wait for messages from a majority of processes” by the statement “wait for messages
from a quorum”. Such Σ-based algorithms are described in [5, 8].
The difficult part is the “necessity” part. Let D be any failure detector that allows building a register in an asynchronous message-
passing system despite any number of process crashes, and A be any D-based algorithm that builds a register. The proof of the
“necessity” part consists in showing that, given any D-based algorithm A, it is possible to build a failure detector of the class Σ (we say
that it is possible to “extract” Σ from A). The first such extraction algorithm appeared in [5].
We present in this paper a new proof of the “necessity” part, that is particularly simple. This proof is based on a technique totally
different from the one used in [5]. Interestingly and in addition to its simplicity, the proposed extraction algorithm does not use sequence
numbers and requires only a bounded local memory at each process.
2 Computation model and definitions
2.1 Asynchronous message-passing Systems
As already indicated, the computation model consists of n asynchronous processes (denoted p1, ..., pn) that communicate by exchanging
messages through point-to-point reliable asynchronous channels. The integer i is the identity of pi. Let Π = {1, . . . , n}. Up to t = n−1
processes can crash. A crash is a premature halting: the process stops executing. Until it crashes a process executes correctly the code
of its algorithm. Given a run, a process that crashes is said to be faulty in that run. Otherwise, it is correct. In the following C denote the
set of correct processes.
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The underlying time model is the set of integers. This time notion is not accessible to the processes. It can only be used from an
external observer point of view to state or prove properties. Time instants are denoted by τ ,τ ′, etc.
2.2 The failure detector class Σ
As indicated previously, the quorum failure detector class has been introduced and investigated in [5]. Each process pi is provided with
a local variable (denoted Σi) that it can only read. At any time, such a variable contains a set of process identities (quorum). Let Στi
be the value of Σi at time τ . The class Σ contains all the failure detectors that satisfy the following properties (C denotes the set of
identities of the processes that are correct in the considered run):
• Intersection property. ∀ i, j ∈ {1, . . . , n}: ∀ τ, τ ′: Στi ∩ Στ
′
j 6= ∅.
• Liveness property. ∃τ : ∀ τ ′ ≥ τ : ∀i ∈ C: Στ ′i ⊆ C.
The first property states that the values of any two quorums taken at any times do intersect. This property prevent partitioning and is
consequently used to maintain the consistency of the atomic register. The second property states that a quorum cannot block the process
that uses it. Because two majorities always intersect, it is easy to see that Σ can be implemented in systems where t < n/2. Differently,
it cannot be implemented in pure asynchronous systems when t ≥ n/2.
3 Σ is necessary to build a register
3.1 Principle
Aim The aim is to design an algorithm that emulates the output of Σ at each process pi. This algorithm uses as a subroutine any
algorithm A and failure detector D such that A is a D-based algorithm that implements an atomic register in an asynchronous message-
passing system prone to any number of process crashes.
A simple task Q being any non-empty set of processes, let us consider an array of n atomic registers REGQ[1..n], initialized to
[⊥, . . . ,⊥], and the task denotedWRQ where each process pi such that i ∈ Q executes the following algorithm (where regi[1..n] is an
array local to pi):
algorithmWR:
REGQ[i].write(>); for each x ∈ {1, ..., n} do regi[x]← REGQ[x].read() end for.
The process pi first writes the value > in its entry of the array REGQ, and then reads asynchronously all its entries. The
REGQ[i].write(>) and REGQ[x].read() operations are provided to the processes by the previous algorithm A. (Let us notice that
the value obtained by a read is irrelevant. As we will see, what is important is the fact that REG [x] has been written or not.) A
corresponding run ofWRQ is denoted EQ. In that run, no process outside Q sends or receives messages related to the taskWRQ.1
Let us observe that, as the underlying failure detector-based algorithm A that builds a register is correct, if the set Q contains all the
correct processes (i.e., C ⊆ Q), EQ is such that every correct process terminates the task WRQ. In the other cases, i.e., for the tasks
WRQ such that ¬(C ⊆ Q), EQ is such that a process of Q either terminates WRQ, or blocks forever, or crashes (this depends on the
actual failure pattern, the outputs of the underlying failure detector D used by the algorithm A, and the code of A).
Running concurrently 2n − 1 tasks The extraction algorithm considers the 2n − 1 distinct tasks WRQ where Q is a non-empty set
of 2Π. This means that each process pi manages 2n−1 threads, one for each subset Q such that i ∈ Q. Let us notice that the crash of a
process pi entails the crash of all its threads.
Let us finally recall that each register of an array REGQ[1..n] is implemented by the algorithm A executed by |Q| threads associated
with the processes of Q. Due to the correctness of A, each REGQ[x] is an atomic register.
3.2 The extraction algorithm
The algorithm that extracts Σ is described in Figure 1. Let us recall that the aim is to provide each process pi with a local variable Σi
such that the (Σx)1≤x≤n variables satisfy the intersection and liveness properties defined in Section 2.2.
To that end, each process pi manages two local variables: a set of sets of process identities, denoted quorum setsi, and a queue
denoted queuei. The aim of quorum setsi is to contain all the sets Q such that pi terminatesWRQ (task T1), while queuei is managed
1When we consider the underlying failure detector-based algorithm A that implements the registersREGQ[1..n], as the processes that are not in Q do not participate
inWRQ, the messages sent by the processes of Q to these processes are never received, or are delayed for an arbitrarily long period. Alternatively (as in [7]), we could
say that, inWRQ, the processes of Q “omit” sending messages to the processes that are not in Q.
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in such a way that eventually the correct processes appear in it before the faulty processes (tasks T2 and T3).
The idea is to select a set of quorum setsi as the current output of Σi. As we will see in the proof, given any pair of processes pi
and pj , any quorum in quorum setsi has a non-empty intersection with any quorum in quorum setsj , thereby supplying the required
intersection property.
The main issue is to ensure the liveness property of Σi (eventually Σi has to contain only correct processes) while preserving
the intersection property. This is realized with the help of the local variable queuei as follows: the current output of Σi is the set
(quorum) of quorum setsi that appears as being the “first” in queuei. The formal definition of “first set of quorum setsi with respect
to queuei” is stated in the task T4. To make it easy to understand, let us consider the following example. Let quorum setsi =
{{3, 4, 9}, {2, 3, 8}, {4, 7}}, and queuei =< 4, 8, 3, 2, 7, 5, 9, · · · >. The set S = {2, 3, 8} is the first set of quorum setsi with respect
to queuei because each of the other sets {3, 4, 9} and {4, 7} includes an element (9 and 7, respectively) that appears in queuei after the
elements of S. (In case several sets are “first”, any of them can be selected).
Init: quorum setsi ← {{1 . . . , n}}; queuei ←< 1, . . . , n >;
for each Q ∈ (2Π \ {∅, {1, . . . , n}}) do
if (i ∈ Q) then launch a thread associated with the taskWRQ end if end for.
% Each process pi participates concurrently in all the tasksWRQ such that i ∈ Q %
Task T1: when pi terminates in the taskWRQ: quorum setsi ← quorum setsi ∪ {Q}.
Task T2: repeat periodically broadcast ALIVE(i) end repeat.
Task T3: when ALIVE (j) is received: suppress j from queuei; enqueue j at the head of queuei.
Task T4: when pi reads Σi:
let m = minQ∈quorum setsi (maxx∈Q(rank[x])) where rank[x] denotes the rank of x in queuei;
return (a set Q such that maxx∈Q(rank[x]) = m).
Figure 1: Extracting Σ from a failure detector-based algorithm A that implements a register (code for pi)
Remark Initially quorum setsi contains the set {1, . . . , n}. As no set of processes is ever withdrawn from quorum setsi (task T1),
quorum setsi is never empty. Moreover, it is not necessary to launch the task WR{1,...,n} in which all the processes participate. This
is because, as the underlying failure detector-based algorithm A (that implements a register) is correct, it follows that all the correct
processes decide in the task WR{1,...,n}. This case is directly taken into account in the initialization of quorum setsi (thereby saving
the execution of the taskWR{1,...,n}).
3.3 The necessity theorem
Theorem 1 Let A be any failure detector-based algorithm that implements an atomic register in an asynchronous message-passing
system prone to any number of process crashes. Given A, the algorithm described in Figure 1 is a bounded construction of a failure
detector of the class Σ.
Proof
Proof of the intersection property The proof is by contradiction. Let us first observe that the set Σi returned to a process pi is a set
of quorum seti (that contains the set {1, . . . , n} -initial value- plus all the sets Q such that pi terminates WRQ). Let us assume that
there are two sets Q1 and Q2 such that (1) Q1, Q2 ∈
⋃
1≤j≤n(quorum setj), and (2) Q1 ∩Q2 = ∅. The first item means that Q1 and
Q2 can be returned to some processes as their local value for Σ.
Let pi be a process that terminates WRQ1 and pj a process that terminates WRQ2 (due to the “contradiction” assumption, such
processes do exist). Using the fact that the message-passing system is asynchronous, let us construct the runs EQ1 and EQ2 associated
with WRQ1 and WRQ2 as follows. If any (see footnote 1), the messages sent by the processes of Q1 to the processes of Q2, when
they execute A to implement each register of the array REGQ1 , are delayed for an arbitrarily long period (until pi has added Q1 to
quorum seti and pj has added Q2 to quorum setj). And similarly for the messages sent by the processes of Q2 to the processes of
Q1 when they execute A for each register of the array REGQ2 .
Let us observe that, in the concurrent runs EQ1 and EQ2 , the algorithm A that is executed only by (1) the processes of Q1 in EQ1
to build the registers REGQ1 [1..n], and (2) only the processes of Q2 in EQ2 to build the registers REGQ2 [1..n], is fed with the same
outputs of the underlying failure detector D. Due to the fact that (if any) the messages from Q1 to Q2 and from Q2 to Q1 are delayed,
we have that pi reads ⊥ from REGQ1 [j] in EQ1 , and pj reads ⊥ from REGQ2 [i] in EQ2 .
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Let us construct a run EQ12 , where Q12 = Q1 ∪ Q2, that is a simple merge of EQ1 and EQ2 defined as follows. In this run, the
algorithm A (that involves only the processes in Q12 and implements the array of registers REGQ12 [1..n]) is fed with the same failure
detector outputs as the ones supplied to the concurrent runs EQ1 and EQ2 . Moreover, the messages from Q1 to Q2 and from Q2 to Q1
are delayed as in EQ1 and EQ2 . So, pi (resp., pj) receives the same messages and the same outputs from the underlying failure detector
in EQ12 and EQ1 (resp., EQ2).
• On the one side, we have the following. As the process pi receives the same messages and the same failure detector outputs inEQ12
as in EQ1 , the arrays REGQ1 [1..n] and REGQ12 [1..n] contains the same values. Consequently, pi reads ⊥ from REGQ12 [j].
Similarly, pj reads ⊥ from REGQ12 [i].
• On the other side we have the following. In EQ12 , the process pi writes > into REGQ12 [i] and the process pj writes > into
REGQ12 [j]. Moreover, one of these operations terminates before the other. Without loss of generality, let us assume that the write
by pi terminates before the write by pj . Consequently, pj reads REGQ12 [i] after it has been written. Due to the atomicity of that
register, it follows that pj obtains the value > when it reads REGQ12 [i].
The second item contradicts the first one. It follows that the initial assumption (existence of a failure detector-based algorithm A that
builds a register, Q1, Q2 ∈
⋃
1≤j≤n(quorum setj) and Q1∩Q2 = ∅) is false, from which we conclude that at least one of the assertions
Q1, Q2 ∈
⋃
1≤j≤n(quorum setj) and Q1∩Q2 = ∅ is false, which completes the proof of the intersection property (Corollary 1 -stated
below- is an immediate consequence of that property).
Proof of the liveness property As far as the liveness property is concerned, let us consider the task WRC (recall that C is the
set of correct processes). As the underlying failure detector-based algorithm A that implements the registers REGC [1..n] is correct
(assumption), each correct process pi terminates its REGC [i].write(>) and REGC [x].read() operations in EC . Consequently, in the
extraction algorithm, the variable quorum seti of each correct process pi eventually contains the set C.
Moreover, after some finite time, each correct process pi receives ALIVE(j) messages only from correct processes. This means that,
at each correct process pi, all the correct processes eventually precede the faulty processes in queuei. Due to the definition of “first
set of quorum seti with respect to queuei” stated in the task T4, it follows that, from the time C has been added to quorum seti, the
quorum Q selected by the task T4 is always such that Q ⊆ C, which proves the liveness property of Σk.
The construction is bounded A simple examination of the extraction algorithm shows that (1) both the variables queuei and
quorum setsi are bounded, and (2) messages carry bounded values, from which it follows that the construction is bounded. 2Theorem 1
The proof of intersection property shows that it is not possible to have two sets Q1 and Q2 such that Q1 ∩Q2 = ∅ and at least one
process of Q1 terminatesWRQ1 and at least one process of Q2terminatesWRQ2 . Hence the following corollary.
Corollary 1 Let two sets Q1 and Q2 such that Q1 ∩Q2 = ∅. Then, no process of Q1 terminatesWRQ1 or no process of Q2 terminates
WRQ2 (or both).
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